Back
to the Pauer Home Page
Algorithm Analysis and Mapping Environment for Adaptive Computing Systems, Eighth ACM International Symposium on Field-Programmable Gate Arrays (FPGA 2000), Monterey, CA, February 2000.
An FPGA Based Adaptive Computing Implementation of Chirp Signal Detection, Military and Aerospace Applications of Programmable Devices and Technologies (MAPLD), Laurel, MD, September 1999.
An Environment for Migrating Dataflow Algorithms into Adaptive Computing Hardware, Third Annual Workshop on High Performance Embedded Computing (HPEC), Lexington, MA, September 1999.
Algorithm Analysis and Mapping Environment for Adaptive Computing Systems - Further Results, 7th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), Napa, CA, April 1999.
Adaptive Computing System Design and Implementation using the ACS Domain, Ptolemy Miniconference, University of California, Berkeley, CA, February 1999.
Algorithm Analysis and Mapping Environment for Adaptive Computing Systems, Second Annual Workshop on High Performance Embedded Computing (HPEC), Lexington, MA, September 1998.
VHDL-based Performance Modeling for 2D and 3D Infrared Search and Track Processing, SPIE International Symposium on Optical Science, Engineering and Instumentation, San Diego, CA, July 1998.
Multiprocessor System Development for High Performance Signal Processing Applications, IEEE International Workshop on Rapid System Prototyping (RSP), Chapel Hill, NC, June 1997.
High Performance Scalable Computing Performance Modeling Using Ptolemy, IASTED International Conference on Modelling and Simulation, Pittsburgh, PA, May 1997.
High Performance Scalable Computing Performance Modeling Using Ptolemy, Ptolemy Miniconference, University of California, Berkeley, CA, March 1997.
A DSP Array for Real-Time Adaptive Sidelobe Cancellation,
SPIE
International Symposium on Optical Applied Science and Engineering, San
Diego, CA, July 1991.
Last update to these pages: June 28, 2005