Fast Arithmetic Architectures for Public-Key Algorithms over Galois Fields $GF((2^m)^m)$

Christof Paar
cristof@ece.wpi.edu
Pedro Soria-Rodriguez
scorrodp@ece.wpi.edu

ECE Department
Worcester Polytechnic Institute
100 Institute Road
Worcester, MA 01609, USA

EUROCRYPT '97, LNCS 1233, Springer-Verlag, pp. 363-378, 1997

Abstract

This contribution describes a new class of arithmetic architectures for Galois fields $GF(2^k)$. The main applications of the architecture are public-key systems which are based on the discrete logarithm problem for elliptic curves. The architectures use a representation of the field $GF(2^k)$ as $GF((2^n)^m)$, where $k = n \cdot m$. The approach explores bit parallel arithmetic in the subfield $GF(2^n)$, and serial processing for the extension field arithmetic. This mixed parallel-serial (hybrid) approach can lead to very fast implementations. The principle of these approach was initially suggested by Mastrovito. As the core module, a hybrid multiplier is introduced and several optimizations are discussed. We provide two different approaches to squaring which, in conjunction with the multiplier, yield fast exponentiation architectures.

The hybrid architectures are capable of exploring the time-space trade-off paradigm in a flexible manner. In particular, the number of clock cycles for one field multiplication, which is the atomic operation in most public-key schemes, can be reduced by a factor of $n$ compared to all other known realizations. The acceleration is achieved at the cost of an increased computational complexity. We describe a proof-of-concept implementation of an ASIC for exponentiation in $GF((2^n)^m)$, $m$ variable.
1 Introduction

Finite fields play an important role in public-key cryptography. Many public-key algorithms are either based on arithmetic in prime fields or on extension fields of $GF(2)$, denoted by $GF(2^k)$. Examples of schemes which can be based on Galois fields of characteristic two include the classical Diffie-Hellman key establishment protocol [1], the ElGamal encryption and digital signature scheme [2], and systems which use elliptic [3] and hyperelliptic curves [4]. Public-key algorithms which explore the assumed difficulty of the discrete logarithm (DL) in finite fields require extension degrees $k$ of about 1000 bits in order to provide reasonable security [5, 6]. Schemes based on the DL problem over (non-supersingular) elliptic curves should have extension degrees of $k \geq 140$ [7]. These long word lengths required for public-key algorithms lead to relatively low performance which is widely recognized as a major shortcoming in practical applications. The provision of fast hardware architectures for arithmetic in Galois fields $GF(2^k)$ is thus of great interest.

In the case of algorithms over $GF(2^k)$, addition can be realized with $k$ bitwise exclusive OR operations. Addition is thus a fast and relatively inexpensive operation. The other field operation, multiplication, on the other hand is very costly in terms of gate count and delay. Multipliers can be classified into bit parallel and bit serial architectures. The former ones compute a result in one clock cycle but have an area requirement of $O(k^2)$. Bit serial multipliers compute a product in $k$ clock cycles but have an area requirement of $O(k)$. The two types of architectures are a typical example of the space-time trade-off paradigm. The main idea of this contribution is the introduction of a new class of Galois field arithmetic architectures which are faster than bit serial ones but with an area complexity which is considerably below the $k^2$ bound of bit parallel ones. It appears that avoiding the two extreme choices provided by bit parallel and bit serial architectures (very fast and large versus relatively slow and small) can lead to architectures with more optimized performance/cost characteristic for many applications. We will refer to the new arithmetic schemes as hybrid architectures. The name and the principle of the architecture was first introduced in [8, Chapter 6]. The reference, however, only describes a hybrid multiplier and does not address optimizations, hybrid squaring, exponentiation, and applications to cryptography as it is done here. The main application of the new architecture are systems based on elliptic curves. It is not recommended to use the architecture for public-key algorithms based on the DL in finite fields since it is based on subfields.

The outline of the remaining paper is as follows. Section 2 summarizes previous approaches of finite field architectures in general and of public-key architectures in particular. Section 3 introduces the general structure of the new multiplier architecture together with several optimizations. Section 4 describes two architecture options for hybrid squaring which enables the design of fast exponentiation units. Section 5 shows the design and results of a proof-of-concept ASIC implementation of an exponentiation unit. Section 6 concludes with a summary of results and a description of areas of application.
2 Previous Work

The use of composite fields $GF((2^n)^m)$ for public-key schemes, more specifically for elliptic curve systems, is described in [9, 10, 11]. All references deal with software implementations which explore table look-up for subfield arithmetic. Neither reference mentions the application to hardware architectures.

Computer architectures for finite field arithmetic have drawn considerable attention over the past decade. The majority of publications have concentrated so far on finite field architectures for relatively small fields, thus being mainly relevant for the implementation of channel codes. The focus in the research literature has been on architectures for the arithmetic operations multiplication [12, 13, 14], inversion [15, 16, 17], and exponentiation [18, 19, 20]. Multiplication in $GF(2^k)$ is usually considered the crucial operation which determines the speed or throughput of a cryptosystem. Finite field architectures can be classified into bit serial (one output bit per clock cycle) and bit parallel ones (all output bits are computed within one clock cycle.) All proposed schemes are based on either of these two types. Architectures which are of hybrid-type (partially serial, and partially parallel), as proposed here, have only been mentioned in the dissertation [8, Chapter 6].

Another classification of Galois field architectures is possible with respect to the basis representation of field elements. The most popular representations are standard (or polynomial or canonical), dual basis, and normal basis. Each basis representation has certain advantages; polynomial and dual basis representations are well suited for bit parallel multipliers, whereas normal basis representation allows for very efficient exponentiation. There have been a few attempts to compare different types of arithmetic architectures for Galois fields. In [21, 22, 23] are multipliers in different basis representation compared. The focus is mainly on relatively small fields. Reference [18] compares normal and standard basis exponentiation architectures which are relevant for public-key algorithms.

There is a relatively small number of published work on Galois field architectures especially designed for cryptographic applications. Many of the bit serial architectures mentioned above, however, also extend to cryptographic applications. It should be noted that the $O(k^2)$ complexity bound of parallel multiplier architectures would result in unrealistically large arithmetic units for most public-key algorithms. So far, polynomial basis and normal basis representation have been used for cryptographic applications.

There are two relevant reported implementations which gain their security from the discrete logarithm in finite fields. Reference [24] contains a detailed description of an implementation of an exponentiation unit in the field $GF(2^{593})$, using an optimal normal basis representation of field elements. Reference [25] deals with various aspects of bit serial architectures in Galois fields for cryptographic applications. An implementation of an exponentiation unit in $GF(2^{333})$ using polynomial basis representation is described. In addition, there is the early description of an implementation of a cryptosystem over $GF(2^{127})$ [26].

More recently, there have also been publications about successful implementations of elliptic curve systems in hardware. Reference [27] describes the realization of a non super-
singular elliptic curve system over $GF(2^{155})$. Field elements are represented with respect to an optimal normal basis.

3 Hybrid Multipliers

3.1 General Architecture

This subsection describes the general structure of a hybrid multiplier architecture for Galois fields in standard basis. The critical operation in terms of system performance of almost all public-key algorithms is multiplication. Both exponentiation (in schemes based on the DL in finite fields) as well as inversion (in schemes based on the DL over elliptic curves) rely on finite field multiplication as elementary function. The new class of architecture for arithmetic in $GF(2^k)$ will be based on the following two principles:

1. Representation of the field $GF(2^k)$ as $GF((2^n)^m)$, where $nm = k$;

2. Application of bit parallel architectures to arithmetic in the subfield $GF(2^n)$ and of a bit serial structures to arithmetic in the extension field $GF((2^n)^m)$. The goal is to obtain an acceleration by reducing the number of clock cycles required for a field multiplication.

We consider arithmetic in an extension field of $GF(2^n)$. The extension degree is denoted by $m$, so that the field can be denoted by $GF((2^n)^m)$. This field is isomorphic to $GF(2^n)/(P(x))$, where $P(x)$ is an irreducible polynomial of degree $m$ over $GF(2^n)$. In the following, a residue class will be identified with the polynomial of least degree in this class. For a standard basis multiplier we consider two field elements $U, V$:

\[
U(x) = u_{m-1}x^{m-1} + \cdots + u_1x + u_0, \quad V(x) = v_{m-1}x^{m-1} + \cdots + v_1x + v_0,
\]

where $u_i, v_i \in GF(2^n)$. Field multiplication with the two elements is performed by the operation $W(x) = U(x) \times V(x) \mod P(x)$, with $W$ being the product element, and $P(x) = x^m + \sum_{i=0}^{m-1} p_ix^i, p_i \in GF(2^n)$, is a monic irreducible polynomial. A possible hardware realization for this operation, polynomial multiplication modulo the field polynomial, is shown in Figure 1. At the kernel of the architecture is a linear feedback shift register (LFSR) of width $n$ and length $m$. The registers of the LFSR hold the $w_i$ coefficients. The coefficients $p_i$ of the field polynomial are the feedback coefficients of the the LFSR.

If $n = 1$, the structure degenerates into one of the classical bit-serial architectures for multiplication in the field $GF(2^n)$ (see, e.g., [28]). In this case all lines are one-bit connections. The $U$ operand is fed into the architectures in a bit serial manner. The product coefficients $w_i$ are available after $m$ clock cycles, i.e., multiplication of $m$ bit operands requires $m$ clock
cycles. All hardware implementations of public-key cryptosystems are aware of are designed with $n = 1$, i.e., $m = k$. For the large $m$ occurring in public-key algorithms, the resulting processing time can be considerable. The complexity of the classical architecture with $n = 1$ is given by:

\[
\begin{align*}
\#\text{AND} & = 2nm = 2k, \\
\#\text{XOR} & = nm = k, \\
\#\text{REG} & = 3k, \\
\#\text{CLK} & = nm = k,
\end{align*}
\]

where we consider the number of $GF(2)$ multiplications (AND), additions (XOR), registers (in bits), an number of clock cycles for one multiplication, respectively.

However, if the field $GF(2^k)$ needed in a given cryptographic application allows a composite field extension $k = nm$, $n > 1$, application of the same principal structure leads to the new architecture. In that case, all connections are $n$ bit wide buses and all arithmetic is performed in the subfield $GF(2^n)$. Assuming bit parallel architectures for the subfield multiplication and addition in the LFSR, the result is now computed in $m$ clock cycles. We name this architecture a hybrid multiplier. The hybrid architecture reduces the number of clock cycles for one multiplication by a factor of $n = k/m$.

One attractive feature of the hybrid architecture is that it is still highly regular and modular which are very desirable features for VLSI realizations [29]. The multiplier can be built from $m$ identical modules to which we will refer as “slices”. Each slice consists of two subfield multipliers, one subfield adder, and three $n$-bit registers. The only global communication required is an $n$-bit feedback path which is common to all slices. The architecture allows also full flexibility with respect to the field polynomial $P(x)$. Any monic $m$ degree polynomial over $GF(2^n)$ can be loaded into the architecture. The field polynomial can be changed during operation after each multiplication if desired. The complexity of the general

\[
\begin{align*}
\text{Figure 1: General structure of a hybrid multiplier in } GF((2^n)^m)
\end{align*}
\]
hybrid architecture is given by:

\[
\begin{align*}
\#\text{AND} &= 2mn^2 = 2nk, \\
\#\text{XOR} &= m(2(n^2 - 1) + n) = 2nk + k - \frac{2k}{n}, \\
\#\text{REG} &= 3k, \\
\#\text{CLK} &= m,
\end{align*}
\]

where a bit parallel subfield multiplier with a complexity of \(n^2\) AND gates and \(n^2 - 1\) XOR gates [12] is assumed. It can be seen that the number of logic gates increases by roughly a factor of \(2n\) compared to the traditional approach, whereas the number of registers is the same. The major advantage of the hybrid architecture is that the number clock cycles for one multiplication is reduced by a factor of \(n\). The hybrid multiplier explores thus the time-space trade-off paradigm, where the degree of the trade-off (performance versus complexity) is determined by the field decomposition \(n \cdot m\). The following section describes two optimizations of the general architecture which result in considerably reduced gate counts.

### 3.2 Optimizations

#### 3.2.1 Binary Field Polynomials

In many public-key algorithms, in particular for elliptic curves schemes, the extension degree \(m\) can be chosen such that \(\gcd(n, m) = 1\). In this case a field polynomial \(P(x)\) which is irreducible over \(GF(2)\) is also irreducible over \(GF(2^n)\) [30]. In particular, we can now chose a \(P(x)\) with coefficients from \(GF(2)\). Field polynomials with binary coefficients result in a hybrid multiplier with drastically improved complexity. A block diagram of the improved multiplier is shown in Figure 2.
In slice \( i \), the signal from the feedback path is either passed through \((\text{coefficient } p_i = 1)\) or not processed \((\text{coefficient } p_i = 0)\). Hence, in each slice, the general multiplier with the polynomial coefficient \( p_i \) is now replaced by a binary \( n \)-bit switch. A switch can be realized efficiently in digital hardware. In a simple realization the switch can be built by \( n \) AND gates, but more efficient realizations, e.g., through transmission gates \([29]\), are also possible. If we neglect the switch complexity relatively to the other components, an over-all complexity of

\[
\#\text{AND} = nk, \tag{3}
\]

\[
\#\text{XOR} = k \left( n + 1 - \frac{1}{n} \right), \tag{4}
\]

\[
\#\text{REG} = 2k + \frac{k}{n},
\]

\[
\#\text{CLK} = m,
\]

is achieved.

The architecture for binary field polynomials reduces the gate complexity roughly by half and the number of register bits by about one third, compared to the general hybrid multiplier from Section 3.1. It should be noted that the architecture still allows flexibility with respect to the field polynomial. Any irreducible polynomial with coefficients from \( GF(2) \) of degree \( m \) can be loaded into the architecture and serve as the field polynomial. Also, the high degree of modularity and regularity is preserved with the optimization.

A further optimization is possible if the field polynomial is fixed. In this case switches are replaced by a connection or no connection. The optimum field polynomial for this option are trinomials

### 3.2.2 Low Complexity Subfield Multiplication

The gate complexities in Equations (3) and (4) is now mainly determined by the bit parallel subfield multiplier. Applying a more efficient architecture to the subfield multiplication can thus be very beneficial to the over-all system complexity.

So far we assumed a subfield architecture with a complexity of \( n^2 \) AND gates and \( n^2 - 1 \) XOR gates. The vast majority of bit parallel architectures has at least these gate counts. However, the complexity can be further reduced by applying the bit parallel architecture described in \([31, 32]\). The multipliers are based on a representation of the subfield \( GF(2^n) \) through another field decomposition \( GF((2^p)^{\phi}) \), where \( n = o \cdot p \). In particular, for values of \( n = 6, \ldots, 14 \), \( n \) even, a representation of \( GF(2^n) \cong GF((2^{n/2})^2) \) will lead to highly efficient architectures. This range of values for \( n \) appears to be very attractive for practical applications such as elliptic curve cryptosystems. Elements \( A, B \) of the subfield are now represented as polynomials with a maximum degree of one over \( GF(2^{n/2}) \): \( A(y) = a_1 y + a_0 \) and \( B(y) = b_1 y + b_0 \), where \( a_0, a_1, b_0, b_1 \in GF(2^{n/2}) \). The complexity of one subfield multiplication can be reduced to \( \#\text{AND} = 3/4n^2 \) and \( \#\text{XOR} \approx 3/4n^2 + 2n - 3 \) \([32]\).
It should be noted that for the specific value of \( n = 8 \), it has been shown \cite{23} that a multiplier based on the decomposition \( GF((2^4)^2) \) requires in fact a considerably smaller number of gate equivalences in an ASIC implementation than architectures based on \( GF(2^8) \). At the same time, the former architecture was found to be faster than the latter ones which is an attractive feature since the subfield multiplier is in the critical path of the architecture.

The structure of a hybrid multiplier with a decomposed subfield \( GF((2^{n/2})^2) \) is still given by Figure 2 but the complexity is reduced to:

\[
\begin{align*}
\#\text{AND} &= \frac{3}{4}nk, \\
\#\text{XOR} &= k \left( \frac{3}{4}n + 3 - \frac{3}{n} \right) \\
\#\text{REG} &= (2 + \frac{1}{n})k. \\
\#\text{CLK} &= m.
\end{align*}
\]

The introduction of the subfield decomposition has thus reduced the gate complexity by roughly 25%. If the complexity after the two optimization is compared with the one of the bit serial architecture given in (1) and (2), it can be seen that the time performance (clock cycles) improves by a factor of \( n \), whereas the gate complexity increases only by a factor of \( 3/4n \).

### 3.3 Comparison to Normal Base Multipliers

Some implementations of public-key schemes over fields \( GF(2^k) \) use a normal basis (NB) representation of field elements \cite{24, 27}. The computational complexity for one multiplication depends heavily on the specific field polynomial \cite{33}. A lower complexity bound, however, is given for irreducible polynomials which have a corresponding optimum normal basis \cite{34}. Assuming an optimum normal basis for non-composite fields \( GF(2^k) \), the complexity is given by \( \#\text{AND} = k, \#\text{XOR} = 2k - 2, \) and \( \#\text{CLK} = k \). The NB multiplier requires thus \( n \) times as many clock cycles as the hybrid multiplier but has a lower gate count. Other advantages of the hybrid architectures are that the field polynomial can be changed and that the field extension \( m \) can be alterable, as will be explained in Section 5.1. However, a major advantage of a NB is that squaring can be accomplished through a simple cyclic shift whereas squaring with the hybrid architectures is more costly as will be described in the following section.

### 4 Squaring and Exponentiation

Besides multiplication, the other arithmetic operation of central importance for the implementation of public-key algorithms is squaring. Systems based on the the DL problem for non-supersingular elliptic curves require two multiplications and one inversion, with respect
to time-critical arithmetic, per group operation if non-projective coordinates are used. A
popular method for inversion in hardware is based on Fermat’s Little Theorem, according to
which \( A^{-1} = A^{2^k-2}, \forall A \in GF(2^k), A \neq 0 \). Although the extended Euclidean algorithm
has a better theoretical performance, it requires more operands which in turn need more regis-
ters. It is thus less attractive for hardware implementations. The exponentiation in Fermat’s
Theorem can be realized using addition chains. The standard approach to exponentiation is
the square-and-multiply algorithm or one of its derivatives (additions chains, sliding window,
etc.) [35]. If the inputs to the algorithm are denoted by \( A \) and \( e \) and the output is the value
\( A^e \), each iteration stage of the algorithm performs one of the two operations:

1. Multiply result of previous iteration with \( A \).
2. Square result of previous iteration.

The hybrid multiplier architecture from the previous section can be applied to the first
operation. In this section, two architectures for squaring a result of a preceding multiplication
(or squaring) will be developed which dovetail with the multiplier architecture.

4.1 Serial Squaring

The first architecture is based on the application of the general multiplier from Section 3 to
squaring. We assume that the variable to be squared is contained in the registers \( w_i, i = 0,1,\ldots,m-1 \), of a hybrid multiplier as a result of a preceding multiplication or squaring. In
order to square this variable we must assure that its coefficients are available as both inputs
of the multiplier. This is achieved by the following two operations:

**Preparation of operands:** Before start of squaring, load values from register \( w_i \) into input
register \( v_i \) for \( i = 0,1,\ldots,m-1 \). This can be performed simultaneously in all slices.

**Squaring:** Perform regular multiplication in \( m \) clock cycles. In clock cycle \( i \), connect vari-
able \( v_i \) as global input coefficient to all slices.

A corresponding hardware architecture is shown in Figure 3. It can be seen that the
squaring functionality can be added to the hybrid multiplier with a modest amount of addi-
tional hardware. In every slice two switches must be added. Globally, a single control
unit must be added to the system. The switches \( s_p \) perform the initial parallel loading of
the \( v_i \) registers. The switches \( s_s \) allow for the generation of the global input coefficients
during the multiplication cycles. The control logic assures that switch \( s_{s_m-1-i} \) (and only
switch \( s_{s_{m-1-i}} \)) is closed during cycle \( i \). The control logic can be realized as a counter with
\( \lceil \log_2 m \rceil \) bits and a \( (\lceil \log_2 m \rceil) \) to \( m \) decoder.

The squaring functionality can be added to all three multiplier options discussed in Sec-
tion 3. As stated earlier, switches can be realized very efficiently in ASIC implementations.
The computational complexity of the expanded architecture is thus essentially the same as
Figure 3: Structure of a serial squarer for $GF((2^n)^m)$

the hybrid multiplier complexity. It should be noted that a single squaring requires the same
time as a general multiplication, namely $m$ clock cycles. This is a major drawback compared
to NB architectures which realize squaring in a single clock cycle by means of a cyclic shift.
The following section introduces a much faster but more costly approach to squaring.

4.2 Parallel Squaring

Exponentiation with a $k$ bit exponent requires $k-1$ squarings and on average not more than
$(k-1)/2$ multiplications. Hence, a squaring architecture which requires fewer clock cycles
than the one from the previous section can greatly improve the performance of a public-key
system based on exponentiation. In the following we assume again that the input operand
for the squaring is being held in the $w$ registers of the hybrid multiplier. The architecture
computes the result $T(x) = W^2(x)$ in one clock cycle, and puts the $t_i$ coefficients in the $w_i$
registers. For the development of a parallel squarer, i.e., squaring within one clock cycle, we
note that [30]

$$T(x) = W^2(x) = \left( \sum_{i=0}^{m-1} w_i x^i \right)^2 = \sum_{i=0}^{m-1} w_i^2 x^{2i} = \sum_{i=0}^{m-1} t_i x^i \pmod{P(x)}.$$ 

A realization of this operation must provide the following two extensions to a hybrid multiplier:

Subfield squaring: In every slice, compute $w_i^2$.

Shift of coefficients and modulo reduction: Shift and summation of the squared coefficients $w_i^2$ yield the result coefficients $t_i$. 


The first operation, subfield squaring, is uniformly applied to all slices and is local to each slice. The shifting and summation of the squared values, however, require communication between slices. The summation is heavily dependent on the field polynomial \( P(x) \) used. For a general description of the second operation we assume that \( P(x) \) has only binary coefficients, as suggested for the optimization of Section 3.2.1. Also, we assume that the degree \( m \) of \( P(x) \) is odd which is a necessary condition if the second optimization from Section 3.2.2 is applied. The squaring \( T(x) = W^2(x) \) can now be expressed in matrix notation as

\[
\begin{pmatrix}
t_0 \\
t_1 \\
\vdots \\
t_{m-1}
\end{pmatrix}
= \begin{pmatrix}
1 & 0 & \cdots & 0 \\
0 & 0 & \cdots & 0 \\
0 & 1 & \cdots & 0 \\
\vdots & \vdots & \ddots & \vdots \\
0 & 0 & \cdots & 1
\end{pmatrix}
\begin{pmatrix}
r_{0,0} & \cdots & r_{0,(m-3)/2} \\
r_{1,0} & \cdots & r_{1,(m-3)/2} \\
r_{2,0} & \cdots & r_{2,(m-3)/2} \\
\vdots & \vdots & \ddots & \vdots \\
r_{m-1,0} & \cdots & r_{m-1,(m-3)/2}
\end{pmatrix}
\begin{pmatrix}
w_0^2 \\
\vdots \\
w_{(m-1)/2}^2 \\
\vdots \\
w_{m-1}^2
\end{pmatrix},
\] (5)

where \( r_{i,j} \in GF(2) \). This “reduction matrix” consists of two binary sub-matrices: A \( m \times (m + 1)/2 \) matrix which describes the shift of the values \( w_0^2, \ldots, w_{(m-1)/2}^2 \), and a \( m \times (m - 1)/2 \) matrix which describes the modulo reduction summation of the coefficients \( w_{(m+1)/2}^2, \ldots, w_{m-1}^2 \). The actual elements \( r_{i,j} \) of the reduction matrix depend heavily on the specific field polynomial \( P(x) \) used. In order to obtain low computational and connectivity complexities, it is desired to use an irreducible polynomial with low coefficient weight.

In the following we will develop a complexity expression for field polynomials of the type \( P(x) = x^m + x + 1 \) which yield the lowest possible modulo reduction complexity.

If we assume a non-optimized binary field polynomial of degree \( n \) for the subfield, it can be shown that one subfield squaring requires on average \( (n^2 + 2n - 4)/4 \) XOR gates. Using the trinomial \( P(x) = x^m + x + 1 \) results in a reduction matrix with \( m - 1 \) “one” entries. The matrix-vector multiplication in (5) requires then exactly \( (m - 1)/2 \) additions in \( GF(2^n) \) or \( n(m - 1)/2 \) XOR gates. Summing of the two complexity contributions, subfield squaring and modulo reduction, yields an over-all gate complexity for the parallel squarer of

\[
\#\text{XOR} = \frac{1}{4} \left( kn + 3k - 4 - \frac{k}{n} - 2n \right).
\]

If this gate complexity is compared to the gate count of the hybrid multiplier given in (3) and (4) it can be seen that the parallel squarer has about \( 1/8 \) of the hybrid multiplier gate count. Hence, adding a parallel squarer to a hybrid multiplier only modestly increase the computational complexity of the system if the field polynomial \( P(x) \) is chosen with care. It should be stressed at this point that the architecture performs one squaring in \( GF((2^n)^m) \) in one single clock cycle. The trade-off, however, is that the parallel squarer requires communication between slices in a relatively irregular manner, so that the connectivity complexity of the system would increase.
5 Proof-of-Concept Implementation

In order to gain further experience with the new class of finite field architectures, we performed a proof-of-concept hardware implementation. First we will show how a hybrid exponentiator for variable field extension $m$ can be built.

5.1 Variable Field Order

In some cryptographic applications it is desirable to allow for an alterable order of the underlying finite field. If we impose the restriction that the subfield order $2^n$ is fixed, architectures with variable extension degree $m$ can be designed from the hybrid multiplier and the serial squarer. We can essentially apply the architecture in Figure 1 for a design that allows for variable $m$.

With a modest amount of additional hardware, an exponentiation architecture with $m$ slices can be programmed to use $s$ slices, where $s \leq m$. In order to perform arithmetic in the field $GF((2^n)^s)$ with the $m$-slice architecture, the connection between slice $s - 1$ and slice $s$ is open, and the output of register $w_{s-1}$ is redirected to the feedback data bus. This can be done with one switch $st$ (see Figure 4) which connects the output of slice $s - 1$ ($i$ in the figure) to either the next slice or to the feedback loop, but not both. Since the feedback happens now between slices $s - 1$ and $s$, only $s$ slices are used to perform a multiplication. Slices $s$ and above are unused because there is no communication between them and the lower $s$ slices.

As we mentioned, if only $s$ slices are used, a connection has to be open and another connection made. This implies a need for digital switches between every pair of slices, and from the output of each slice to the feedback bus. Although switching can be done fast, this is not of major importance in this architecture because the actual switching from, say, $s$ to $t$ operative slices is done once to set up the desired configuration. However, during the actual computation of a product, these switches are located in the path of data flow, adding a delay to the propagation of the result from one slice to the next slice.
5.2 Prototype Implementation

We implemented the most general multiplier architecture described in Section 3.1 and the serial squarer from Section 4.1, with variable $m$ and $n = 8$ [36]. One slice of our implementation has thus the structure shown in Figure 4. We applied a full-custom design approach using CMOS technology. The choice of this technology allowed us to area-optimize the implementation as opposed to, for instance, a VHDL-based realization. The fabrication facilities available for this research project enabled us to use $2 \mu m$ technology. Obviously, this imposes a serious speed limitation on the prototype compared to current technologies. However, our goal was not to compete with commercial or semi-commercial implementations but rather to demonstrate the principle feasibility of the architectures and to obtain reliable area estimations. Similarly we did not implement an entire public-key system. Our main interest was to study the underlying arithmetic architectures.

For the two subfield multipliers in each design we used the architecture [12]. The implementation uses transmission gates (X-gates) to discern whether slice $i$ is the final one in the chain or not. The transmission gates offer better switching characteristic than a pass transistor implementation [29], but still introduce a delay in passive mode. The coefficients of $V(x), W(x)$, and $P(x)$ are stored in 8-bit latches. This kind of memory requires less area than a SRAM implementation. While other types of memory elements can operate faster than a simple latch, they also consume more area.

The test ASICs that we implemented contains four slices, each of which requires 3040 transistors or 760 gate equivalences. Using the optimized architecture in Section 3.2.1, the gate count would roughly be reduced by a factor of 1/2 and only 400 gates would be needed per slice. This estimate indicates that hybrid architectures with a subfield of $n = 8$ are feasible even for relatively large field orders. An example of a field order which is well suited for an elliptic curve cryptosystem is $k = 152 = 8 \cdot 19$. For this field order we obtain an estimate of about 8000 gate equivalences for an exponentiation (or inversion) architecture. These would even allow for a realization with reprogrammable logic (FPGA, EPLD).

Our implementation allows a clock rate of 3.5 Mhz. A multiplication in $GF(2^k)$ with $k = 152 = 8 \cdot 19$ takes thus $5.4 \mu sec$. Although we did not implement an elliptic curve system we can derive the following rough estimates: Using projective coordinates a point addition requires 13 multiplications or $70.2 \mu sec$, and a point doubling 7 multiplications or $37.8\mu sec$. A point multiplication with a 152-bit integer would then take about 11 msec on average, using the standard double-and-add algorithm. This estimate does not take any overhead into account, but also ignores possible improvement of the double-and-add algorithm ($k$-ary, sliding window). We would like to stress that the implementation is by no means speed optimized (but area optimized) and that we used relatively slow technology. We expect that the use of the parallel squaring architecture from Section 4.2, state-of-the-art technology ($0.8 \mu m$ or smaller), and application of the faster subfield multiplier from Section 3.2.2 would lead to a very competitive performance of the exponentiation unit.

13
6 Conclusions and Applications

We developed new types of multipliers and squarers for Galois fields $GF(2^k)$. The multiplication and squaring architectures are designed such that exponentiation units can be built which are of central interest for public-key cryptosystems. The underlying idea is to represent the field $GF(2^k)$ by $GF((2^n)^m)$, $k = n \cdot m$, and to apply bit parallel architectures to arithmetic in the subfield and a serial approach to the extension field arithmetic. The main feature of the new hybrid architectures is that they have the potential of being considerably faster than previously reported public-key architectures for finite field arithmetic. Hybrid multiplication requires only $m$ clock cycles as opposed to $k$ in traditional fully bit serial approaches. The principal feasibility of the approach was demonstrated in an ASIC implementation for the field $GF((2^8)^m)$, $m$ variable. It appears that hybrid architectures could result in improved performance for several important public-key schemes.

The most attractive public-key schemes for the new architecture are those based on elliptic curves. Most reported implementation of elliptic curve systems over Galois fields $GF(2^k)$ already use a composite field extension $k$ (e.g., $k = 155$ [27], or $k = 176$ [10, 11]), although not all of them explore subfield arithmetic. This situation is ideally suited for hybrid architectures. Also, since values of $k = 140\ldots200$ provide high security against currently known attacks, hybrid architectures for elliptic curves can be realized with a moderate gate complexity.

Another type of cryptosystem which can be used in conjunction with our architecture are those based on hyperelliptic curves [4], practical aspects of which are described in [37, 38]. Secure one-way functions can be built with $k < 100$, where $k$ can be composite. This range of field orders seems also very well suited for hybrid architectures.

Finally we would like to stress that the DL in finite fields appears to be insecure for composite Galois fields $GF((2^n)^m)$ [5]. Hence it is not recommended to apply the hybrid architecture to such schemes, which include, for instance, the classical Diffie-Hellman key exchange protocol.

References


